Benutzer-Werkzeuge

Webseiten-Werkzeuge


ad7190

Unterschiede

Hier werden die Unterschiede zwischen zwei Versionen angezeigt.

Link zu dieser Vergleichsansicht

Beide Seiten der vorigen Revision Vorhergehende Überarbeitung
Nächste Überarbeitung
Vorhergehende Überarbeitung
ad7190 [2016/02/22 13:09]
karl [The ultra low noise 24-bit ADC: AD7190]
ad7190 [2017/04/04 06:45] (aktuell)
karl [Holding Time of last Data Bit]
Zeile 1: Zeile 1:
 ====== The ultra low noise 24-bit ADC: AD7190 ====== ====== The ultra low noise 24-bit ADC: AD7190 ======
-[[quad-delta-sigma-board|see also Quad Delta-Sigma Board]]+[[ad7190:quad-delta-sigma-board|see also Quad Delta-Sigma Board]]\\ 
 +Or that external article: [[https://developer.mbed.org/users/tkreyche/notebook/ad7190-ultra-low-noise-24-bit-sigma-delta-adc/|on mbed.org]]
 ===== Test measurements on a strain gauge load cell ===== ===== Test measurements on a strain gauge load cell =====
 The laodcell was connected with a 6-wire configuration to the evaluation board of the AD7190. \\ The laodcell was connected with a 6-wire configuration to the evaluation board of the AD7190. \\
Zeile 25: Zeile 26:
 ===== Arduino Firmware for Arduino DUE ===== ===== Arduino Firmware for Arduino DUE =====
 {{:ad7190:ad7190_bridge.zip|}} {{:ad7190:ad7190_bridge.zip|}}
 +
 +===== Problems =====
 +==== Holding Time of last Data Bit ====
 +When the LSBit is zero, that is transferred from the ADC to the MCU, the MCU reads a one. 
 +
 +Since the DOUT signal of the ADCs SPI is also used to signal data ready (active low), DOUT goes immediately high at the last rising edge of SCLK. \\
 +The rising edge of SCLK and DOUT happens nearly simultaneously. The DOUT (MISO) line is sampled by the MCU at the rising edge of SCLK. So this signal is not in a steady state, when the sampling occurs. In my setup with the Arduino DUE, the LSBit is allways read as one. 
 +
 +{{:ad7190:2016-02-23_001.png?direct&600|}}\\
 +Image based on [[https://en.wikipedia.org/wiki/Serial_Peripheral_Interface_Bus#/media/File:SPI_timing_diagram2.svg|this from Wikipedia]], created by Cburnett. 
 +
 +
 +=== Workarounds ===
 +  * As a workaround perhaps a 2nd order RC-lowpass filter could help to implement a small phase shift. With 2x 1kΩ and 2x 100pF we get a delay of about 100ns (0.2 x VCC threshold), and the signal integrity is guaranteed until 500kHz of clock frequency. {{:ad7190:2016-02-24_003.png?direct&600|From the ATmega328 datasheet}} {{:ad7190:2016-02-24_004.png?direct&600|LTspice simulation}}\\
 +  * Another possibility would be a software implementation of the SPI on the master side, which would sample the MISO line just before rising the clock line.  
 +
 +{{tag>english adc product noise technical}}
  
ad7190.1456142979.txt.gz · Zuletzt geändert: 2016/02/22 13:09 von karl